webinar register page

Interfacing DDR with Programmable Logic on the Versal NoC
Join us as one of our top engineers talks about interfacing DDR with programmable logic on the AMD - Xilinx Versal NoC. The webinar will include a live demo and Q&A session.

This session will be 30 minutes.

May 20, 2022 02:00 PM in Eastern Time (US and Canada)

Webinar logo
Webinar is over, you cannot register now. If you have any questions, please contact Webinar host: .